top of page
Secure RISC-V Design, Implementation, and Simulation (C)

Project ID:

P17_21

Principal Investigator:

Dr. Yunsi Fei

Co-Principal Investigator(s):

Prof. David Kaeli

Topic Areas:

Design

Abstract

Co-Principal investigator: Dr. David Kaeli, Northeastern University

The recent discovered exploits, Meltdown and Spectre, have exposed the fundamental pitfall of modern computer architecture – numerous performance features and microarchitectures have become security vulnerabilities, especially for information exfiltration across logic boundaries, e.g., user vs. kernel space, host vs. enclave execution environments, etc. This project adopts the secure-by-design principle and proposes to design secure and high-performance open processor architecture based on the RISC-V framework. Associated with the processor design, we are developing a RISC-V-based microarchitecture simulator named Yori, designed to unify performance and security design exploration into one cohesive process. We will provide proof of security for our design, validated by both simulation and implementation.

Contact us now for a CHEST Overview and membership informational briefing.

bottom of page